



Inversor NMOS




- Al variar V_{IN} desde 0 a V_{DD} el MOS pasa por:
 - Zona de corte
 - Zona de saturación
 - Zona óhmica

Inversor NMOS




$$P_E \approx \frac{1}{2} \frac{V_{DD}^2}{R_L}$$

Inversor PMOS




INVERSOR P MOS



INVERSOR P MOS

$$V_{IN} = V_{DD} + V_{GS}$$


$$V_{out} = I_{DS}R$$




INVERSOR P MOS

$$V_{IN} = V_{DD} + V_{GS}$$


$$V_{out} = 0$$




Inversor PMOS




Inversor PMOS




INVERSOR CMOS





INVERSOR C MOS







INVERSOR CMOS




INVERSOR CMOS




	Q_N	Q_P
I	off	lineal
II	satur	lineal
III	satur	satur
IV	lineal	satur
V	lineal	off


MODELOS SEGÚN ZONA DE OPERACION




I




II



III




IV




V

INVERSOR CMOS




INVERSOR CMOS



Repasso

Inversor —



Entrada de onda cuadrada $T = \frac{1}{f}$

$$\bar{P} = \frac{V_S^2}{2R_L} + CV_S^2 f$$

$\bar{P}_{ESTÁTICO}$

$\bar{P}_{DINÁMICO}$

$R_L >> R_{ON}$

$\frac{T}{2} >> RC''$

constante de tiempo

independiente de f .
el MOSFET está ON
la mitad del tiempo.

relacionado con el condensador
de conmutación.

Algunos números...

Un chip con 10^6 puertas cronometrando
a 100 MHZ

$$C = 1fF$$

$$R_L = 10k\Omega$$

$$f = 100 \times 10^6$$

$$V_S = 5V$$

$$\bar{P} = 10^6 \left[\frac{25}{2 \times 10^4} + 10^{-15} \times 25 \times 100 \times 10^6 \right]$$

$$= 10^6 [1.25 \text{ milivatios} + 2.5 \text{ microvatios}]$$

i problema!

debe deshacerse de esto

1.25KW!


$$\alpha V_S^2$$

$$\alpha f$$

reduzca V_S


$$5V \rightarrow 1V$$

$$2.5W \rightarrow 150mW$$




Clave: no hay camino desde V_S a GND
no hay potencia estática

Calculemos $\bar{P}_{DINÁMICO}$



$$\boxed{\bar{P} = CV_S^2 f}$$

INVERSOR C MOS



La disipación de Potencia será $P_{dissipada por ciclo} = C_L V_{DD}^2 f$

Para nuestro ejemplo anterior—

$$C = 1fF, V_s = 5V, f = 100MHz, I$$

$$\begin{aligned}\bar{P} &= CV_s^2 f \\ &= 10^{-15} \times 5^2 \times 100 \times 10^6 \\ &= 2.5 \text{ µwatos por puerta}\end{aligned}$$

$\bar{P} = 2.5 \text{ µwatos para el chip de puerta } 10^6$

Puertas	f	\bar{P}	
10^6	100 MHz	~2.5 vatios	¿Pentium?
2×10^6	300 MHz	~15 vatios	¿PII?
2×10^6	600 MHz	~30 vatios	¿PII?
8×10^6	1.2 GHz	~240 vatios	¿PIII?
25×10^6	3 GHz	~1875 vatios	¿PIV?

“deje todo lo demás igual”

Cómo reducir potencia


- (A) V_S 5V → 3V → 1.8V → 1.5V
~PIV → 170 vatios → mejor, pero alto



y utilice un disipador de calor grande


- (B) Desconecte el reloj cuando no se esté utilizando.
(C) Cambie V_S según las necesidades.

LOGICA CMOS COMPUERTA NAND




LOGICA CMOS

COMPUERTA NOR




Fabricación de un inversor CMOS

I




Fabricación de un inversor CMOS

II




Fabricación de un inversor CMOS


III






Fabricación de un inversor CMOS




Fabricación de un inversor CMOS IV






Corte transversal de un inversor CMOS



**Máscara 2**

Definición de áreas activas

**Máscara 3**

Definición de las puertas

